SiC Power device structure analysis



page: 1 of 13

Silicon Carbide Semiconductor Device Sample Report



IMPORTANT NOTICE

This report, request for investigation, or analysis is intended to assist our client in product development. This report is copyright protected by LTEC Corporation. Our intention is to provide accurate and reliable information to our customer. While we always aim for maximum precision, an absolute accuracy of all contents in this report cannot be guaranteed.

If contents of this report are used in patent infringement disputes, Ltec cannot accept any liability resulting from potential inaccuracies contained in this report.

Contact in the USA: LTEC Corporation US Representative Office 2280 Zanker Road, No: 203 San Jose CA 95134

Phone: (408) 432-7247 Website: www.ltecusa.com Contact: info@ltecusa.com

Headquarters: LTEC Corporation 42-8, 4-chome, Higashiarioka, Itami-city, Hyogo, Japan

SiC Sample Report List

Makers	Sample situation	Type name	Function		Makers	Sample situation	Type name	Function
	0	· ·	SBD			0		SBD
	0	•	SBD			×		SBD
	0	•	SBD			0		SBD
	0	•	SBD			×		SBD
	0	•	SBD			0		SBD
	0	•	SBD			0		SBD
	0	Į.	SBD			0		SBD
	×	· [SBD			0		SBD
	×	.	SBD			0		SBD
	×	•	SBD			0		SBD
	×	:	SBD			0		SBD
	×	.	SBD			0		SBD
	×	•	SBD			0		Tr
	×	· · · · · · · · · · · · · · · · ·	SBD			0	CIVII 20120	Tr
	×		SBD					
	×	•	SBD		LTEC SiC device analysis results Non JPN 2 companies; SBD 5 Transistor 1 JPN 3 companies; 4 SBD			
	×	•	SBD					
	×	<u>-</u>	SBD					
	×	•	Tr		or it o companies , 4 obb			




page: 2 of 13

Basic contents of report

Package outline
Package x-ray image
Package cross section photo
Chip outline
Chip size
Chip (flat layer)
Girdling information
Gate wire structure
De-layer
Chip cross-section (SEM)




page: 3 of 13






page: 4 of 13



- 4 layer structure electrode Al/Ti/Ti/Mo (Surface of electrode is the organic passivation
- Inter layer insulating film is SIO2




page: 5 of 13





page: 6 of 13



SiO2 gate insulating film

500nm 3 layers electric rode (Al/Ti/Ni) Si3N4/SiO2 Inter layer insulating film 1)Form gate insulating film, then contact open 2)Form Ni electric rode by liftoff 3)Form SiO2/SiN film, then contact open