

# SiC Power device structure analysis

# Silicon Carbide Semiconductor Device **Sample** Report

Manufacturer : [REDACTED]  
Package Marking : [REDACTED]  
[REDACTED]  
Die Mark : [REDACTED]

## **IMPORTANT NOTICE**

This report, request for investigation, or analysis is intended to assist our client in product development. This report is copyright protected by LTEC Corporation. Our intention is to provide accurate and reliable information to our customer. While we always aim for maximum precision, an absolute accuracy of all contents in this report cannot be guaranteed.

If contents of this report are used in patent infringement disputes, Ltec cannot accept any liability resulting from potential inaccuracies contained in this report.

Contact in the USA:  
LTEC Corporation US Representative Office  
2280 Zanker Road, No: 203  
San Jose CA 95134

Phone: (408) 432-7247  
Website: [www.ltecusa.com](http://www.ltecusa.com)  
Contact: [info@ltecusa.com](mailto:info@ltecusa.com)

Headquarters:  
LTEC Corporation  
42-8, 4-chome, Higashiarioka, Itami-city, Hyogo, Japan



## **Basic contents of report**

**Package outline**

**Package x-ray image**

**Package cross section photo**

**Chip outline**

**Chip size**




**Chip (flat layer)**



**Girdling information**

**Gate wire structure**

**De-layer**


**Chip cross-section (SEM)**







**Weak adhesion strength**

- 4 layer structure electrode Al/Ti/Ti/Mo (Surface of electrode is the organic passivation)
- Inter layer insulating film is SiO2



観察前処理あり



- 3 layers electric rode (Al/Ti/Ni)
- Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> Inter layer insulating film

- 1)Form gate insulating film , then contact open
- 2)Form Ni electric rode by liftoff
- 3)Form SiO<sub>2</sub>/SiN film , then contact open
- 4)Form SW by etch back after growing SiN film
- 5)Form Al/Ti electric rode

SiO<sub>2</sub> gate insulating film